A Chinese educational CPU - similarly to how a lot of US colleges teach a reduced subset of MIPS using SPIM, these authors are trying to teach using their CPU0 architecture and a Verilog implementation they wrote, which students can simulate or synthesize into an FPGA-based SoC.
